
SHARE Anaheim - Session 9042

IBM z196 zEnterprise

George Handera

HanderaG@Aetna.com



SHARE Anaheim - Session 9042



Trademarks

The following are trademarks of the International Business Machines Corporation in the United States, other countries, or both.

Not all common law marks used by IBM are listed on this page. Failure of a mark to appear does not mean that IBM does not use the mark nor does it mean that the product is not actively marketed or is not significant within its relevant market.

Those trademarks followed by ® are registered trademarks of IBM in the United States; all others are trademarks or common law marks of IBM in the United States.

For a complete list of IBM Trademarks, see www.ibm.com/legal/copytrade.shtml:

*, AS/400®, e business(logo)®, DBE, ESCO, eServer, FICON, IBM®, IBM (logo)®, iSeries®, MVS, OS/390®, pSeries®, RS/6000®, S/30, VM/ESA®, VSE/ESA, WebSphere®, xSeries®, z/OS®, zSeries®, z/VM®, System i, System i5, System p, System p5, System x, System z, System z9®, BladeCenter®

The following are trademarks or registered trademarks of other companies.

Adobe, the Adobe logo, PostScript, and the PostScript logo are either registered trademarks or trademarks of Adobe Systems Incorporated in the United States, and/or other countries. Cell Broadband Engine is a trademark of Sony Computer Entertainment, Inc. in the United States, other countries, or both and is used under license therefrom.

Java and all Java-based trademarks are trademarks of Sun Microsystems, Inc. in the United States, other countries, or both.

Microsoft, Windows, Windows NT, and the Windows logo are trademarks of Microsoft Corporation in the United States, other countries, or both.

Intel, Intel logo, Intel Inside, Intel Inside logo, Intel Centrino, Intel Centrino logo, Celeron, Intel Xeon, Intel SpeedStep, Itanium, and Pentium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

UNIX is a registered trademark of The Open Group in the United States and other countries.

Linux is a registered trademark of Linus Torvalds in the United States, other countries, or both.

ITIL is a registered trademark, and a registered community trademark of the Office of Government Commerce, and is registered in the U.S. Patent and Trademark Office.

IT Infrastructure Library is a registered trademark of the Central Computer and Telecommunications Agency, which is now part of the Office of Government Commerce.

Notes:

Performance is in Internal Throughput Rate (ITR) ratio based on measurements and projections using standard IBM benchmarks in a controlled environment. The actual throughput that any user will experience will vary depending upon considerations such as the amount of multiprogramming in the user's job stream, the I/O configuration, the storage configuration, and the workload processed. Therefore, no assurance can be given that an individual user will achieve throughput improvements equivalent to the performance ratios stated here.

IBM hardware products are manufactured from new parts, or new and serviceable used parts. Regardless, our warranty terms apply.

All customer examples cited or described in this presentation are presented as illustrations of the manner in which some customers have used IBM products and the results they may have achieved. Actual environmental costs and performance characteristics will vary depending on individual customer configurations and conditions.

This publication was produced in the United States. IBM may not offer the products, services or features discussed in this document in other countries, and the information may be subject to change without notice. Consult your local IBM business contact for information on the product or services available in your area.

All statements regarding IBM's future direction and intent are subject to change or withdrawal without notice, and represent goals and objectives only.

Information about non-IBM products is obtained from the manufacturers of those products or their published announcements. IBM has not tested those products and cannot confirm the performance, compatibility, or any other claims related to non-IBM products. Questions on the capabilities of non-IBM products should be addressed to the suppliers of those products.

Prices subject to change without notice. Contact your IBM representative or Business Partner for the most current pricing in your geography.

^{*} All other products may be trademarks or registered trademarks of their respective companies.



Agenda

- Introduction/Background
- Implementation considerations
- Hardware feature comparison
- Hiperdispatch
- Experiences and observations



Introduction/Background

George Handera - SE Capacity

Aetna has 2 datacenters - 25 miles apart

14 - 2097's and 1 - 2817

Each datacenter has a pair of external CF CECs

One datacenter has 1 SYSPLEX over 8 CECs - heavy Datasharing over 16 ICB4 links

Second datacenter 6 SYSPLEXES over 6 CECs plus the ESP box Datasharing load is light over PSIFB and ICB4 links



What's new with the z196

- Energy attributes
- New level of cache on the CHIP
- New instruction support for C and Java environments
- Vertical scalability applies to the LPAR as well as the CEC
- Large Page support evolving benefits Websphere and DB2 workloads
- ETR timing no longer supported, STP implementation requires
- ICB4 links (high speed Coupling Facility links) no longer supported,
 PSIFB links best option for ICB4 replacement.



Implementation Considerations

- Cooling Water option available, our box is Air cooled
- Power DC option available, our box runs AC
- STP no longer an option time to get rid of the timer!
 We initially established a Mixed-CTN to support the 2817
- PSIFB While Infiniband is not new, the 2097 was the last machine that supports ICB4 links.
 - PSIFB becomes the replacement technology on the 2817. Our ESP testing experience focused on PSIFB for the Coupling Facility.



Feature Comparison Table 29, z10 and z196

Series Model	Number of CPU's	Mips	Max Memory	Chip Cores	Cache Levels	Bus Speed	CPU GHz	CF High Speed Links
Z9 2094	1 - 54	580	512 GB	DUAL	2	2.7 GB	1.7	16-ICB4
Z10 2097	1 - 64	920	1.5 TB	QUAD	3	6.0 GB	4.4	16-ICB4 16/32-PSIFB
Z196 2817	1 - 80	1200	3 тв	QUAD w/ shared cache on chip	4	8.0 GB	5.2	32 PSIFB



Model Configurations


Number of Books	2094 MODELS	Max Engines	2097 MODELS	Max Engines	2817 MODELS	Max Engines
1	S08	8	E12	12	M15	15
2	S18	18	E26	26	M32	32
3	S28	28	E40	40	M49	49
4	S38	38	E56	56	M66	66
4	S54	54	E64	64	M80	80



Power

- z10 was introduced as a green machine
 - Power requirements increased substantially for the same book configuration when a z10 was compared to a z9.
 - From a MIP perspective the z9 and z10 were neck to neck on a MIPS per WATT comparison
- **z196** uses less power per book (approx .5 KVA) while delivering significantly more MIPS per book.






- Temp Input airflow at 4-5 feet
- Temps over 80+ degrees will cause fans to activate increasing energy required


6






- These numbers were generated by the power estimation tool.
- Power requirements and MIPS per Book were generated using a minimum and maximum processors per book.

HMC Environmental Display






Enhanced Activity Display










2817 Model Characteristics by Book

	1	I st Book		:	2nd Boo	k	3	Brd Book		4	4th Book	(
Model	Avail CPs	SAPs	Spares	Avail CPs	SAPs	Spares	Avail CPs	SAPs	Spares	Avail CPs	SAPs	Spares	Max Memory for Model
M15	15	3	2										752 GB
M32	16	3	1	16	3	1							1520 GB
M49	16	3	1	16	3	1	17	3	0				2288G B
M66	16	3	1	16	3	1	17	3	0	17	3	0	3056G B
M80	20	3	1	20	3	1	20	4	0	20	4	0	3056G B

SHARE Anaheim - Session 9042



IBM z196 zEnterprise



Processor Chip

- 4 Cores 3 cache levels
- Level 1 cache 128/64 KB
- Level 2 cache 1.5 MB formally known as level 1.5 cache
- Level 3 cache 24 MB shared by all cores on a chip

Level 4 cache is on 2 separate 96 MB Chips for 192 MB total



Cache Comparison

z10	Cache Level 1	Cache Level 1.5	Cache Level 2	
	128k Data 64k Instr	3 MB	book cache	
z196	Cache Level 1	Cache Level 2	Cache Level 3	Cache Level 4
	128k Data 64k Instr	1.5 MB	Cores on chip share	book cache




Hiperdispatch

Hiperdispatch characteristics are an evolving science

- The Hipervisor continues to align physical processors vertically to a subset of logical processors (as introduced with the z10)
- WLM's management of the Affinity nodes has evolved.
 - Node affinity scope has changed from same book to same core (sharing level 3 cache influences this change)
 - WLM now places work on a weighted basis on the affinity nodes. 4 core chips/nodes are assigned more work that a 3 core chip.







PSIFB LINKS



RMFIII

```
System: AE92 Date: 06/30/10 Time: 18.01.00
Samples: 60
                                                              Range: 60
            AE92
                       2817 Model 734
Partition:
CPC Capacity: 3013
                       Weight % of Max: ****
                                                              Group:
                                                                       N/A
                                               4h Avg: 5
                       WLM Capping %:
Image Capacity:
                 1595
                                               4h Max:
                                                              Limit:
                                         0.0
                                                        223
                                                                       N/A
          --- MSU ---
                            Proc
                                    Logical Util % - Physical Util % -
Partition
                       Сар
                                             Total
            Def
                  Act
                       Def
                             Num
                                    Effect
                                                     LPAR
                                                           Effect
                                                                   Total
XCP
                            12.0
                                                      0.1
                                                              7.5
                                                                     7.6
                            12.0
AE92
              0
                  227
                       NO
                                      21.2
                                              21.4
                                                      0.1
                                                              7.5
                                                                     7.5
PHYSICAL
                                                                     0.1
                                                      0.1
```


Omegamon

```
Hodel = 2817-734 Serial = 0D7425 CEC MSUs capacity = 3134

Houmber of Physical processors = 47 Dispatch interval = DYNAMIC

Houmber of CPs = 34 Special CPs = 13 Elapsed interval = 00.00.01.005
```





Testing Background

CICS TCB Structure

QR (Quasi Re-entrant) TCB (aka APP)

- All application Cobol work
- Many transactions serially serviced
- Dispatch managed by CICS

L8 TCB's

- DB2 and MQ applications execute on L8's
- Parallel execution
- Dispatch managed by MVS operating system



CICS TRANSACTION KEY

Tran Name	Threadsafe	Description
GHDL	No	MQ 10025 MS WAITS + 16 Million instructions per POST
GHC1	YES	1100 fetches per tran out of cache
GHC2	NO	1100 fetches per tran out of cache
GHI0	NO	1000-1100 fetches per tran prefetch I/O
GHI1	YES	1000-1100 fetches per tran prefetch I/O


Transaction Driver - completion based initiation

Reads MQ Queue for transaction specifications for:

- Duration
- Transaction name
- Transaction concurrency




Hiperdispatch




Tran	GHDL	GHC1	GHC2	GHI0	GHI1	total tran
z10 Hiperdispatch ON	160	598667	36133	35100	367649	1037709
z10 Hiperdispatch OFF	144	551831	27873	27667	338888	946403
Tran delta	16	46836	8260	7433	28761	91306
% delta	11.11%	8.49%	29.63%	26.87%	8.49%	9.65%





Tran	GHDL	GHC1	GHC2	GHI0	GHI1	total tran
z196 Hiperdispatch ON	180	688194	48813	47881	433296	1218364
z196 Hiperdispatch OFF	168	596079	34169	34001	373456	1037873
Tran delta	12	92115	14644	13880	59840	180491
% delta	7.14%	15.45%	42.86%	40.82%	16.02%	17.39%






	GHDL	GHC1	GHC2	GHI0	GHI1	total tran
z196 Hiperdispatch ON	172	604553	26864	26853	383130	1041572
z10 Hiperdispatch ON	160	598667	36133	35100	367649	1037709
Tran delta	12	5886	-9269	-8247	15481	3863
% delta	7.50%	0.98%	-25.65%	-23.50%	4.21%	0.37%



Hiperdispatch

- The z196 processor rewards your ability to hold a dispatch!
- MIPS are nice but point of dispatch must also be considered
- Chatty workloads (CICS QR for example) vs Batch or CICS Threadsafe lose ground to workloads that hold that their dispatch.
- When the point of dispatch is reduced and the MIPS per engine is increased the capability of the QR throughput increases from an engine perspective. BUT the competition for that engine also increases
- Machine upgrades often result in more MIPS being delivered by a reduced number of engines.
- Tuning WLM goals or managing concurrency may be required!





- Comprises of CICS transactions and some Batch...
 - All Batch is heavy Update and running on both LPARs
 - The CICS transactions are cloned pairs. One group is left to run in QR mode and the other is marked threadsafe in the CICS PPT definition. This test Focused all the Quasi-Reentrant transactions in one LPAR and all the Threadsafe transactions in the other LPAR. Transaction concurrency was establish in order to drive the LPARs to 90%+ utilization levels.
- Threadsafe Vs QR Results
 - CICS 110s
 - Increase of 52% of transactions
 - Decrease of 42% in CPU per Transaction
 - Decrease of average response time by 67% (3.0x)
 - RMF 72s CICS Storage Class
 - Ended Transactions up 2.4x
 - Response Time down 3.6x
 - SMF 113s LPAR
 - CPI down 1.48x from 7.0 to 4.7 L1MP down 1.5% from 8.5% to 7.0% L2P up 19.9% from 69.3% to 89.2%

CICS Threadsafe is an option that may help you reduce CPU cost for applicable transactions by reducing switches between different TCB types


CPU MF example to supplement CICS and RMF performance metrics

As a secondary data source to understand why performance may have changed

These numbers come from a synthetic Benchmark and do not represent a production workload 27



HIS comparison of a LPAR running Threadsafe vs a QR LPAR workload



Same run as previous foil but includes CICS trans data



SYSID	Mon	Day	еп	Hour		Prb State	ı	Est Finite CPI	Est SCPL1M	L1MP	L15P	Lalb	Labb		Rel Nest	LPARCPU	Eff CU-	Ded/Shr
																	•	
AE83	JUN	1	Р	TÓTAL	6.87	15.4	3.0	3.9	88	4.4	69.5	23.9	0.1	6.6	0.73	464.7	4.40	Ded
AE83	JUN	2	Р	TOTAL	727	14.9	3.2	4.1	93	4.4	67.2	25.8	0.1	6.9	0.78	612.8	4.40	Ded
AE83	JUN	3	Р	TOTAL	6.43	12.5	2.9	3.6	93	3.8	67.3	25.5	0.1	7.1	0.79	627.6	4.40	Ded
AE83	JUN	4	Р	TOTAL	7.14	14.8	3.2	4.0	91	4.4	67.5	25.6	0.1	6.8	0.77	553.4	4.40	Ded
	Avera	ig e			6.93	14.4	3.1	3.9	91	4.3	67.9	25.2	0.1	6.9	0.77	564.6		Ded
AE83	MAY	25		TOTAL			3.2			5.2	68.6	25.4		6.0				
AE83	MAY	26		TOTAL		16.1	3.1			4.9	69.0	24.7	0.1	6.3		621.1	4.40	
AE83	MAY	27	Р	TOTAL	7.31	14.5	3.1	4.2	88	4.8	68.5	25.0	0.1	6.4	0.73	395.6	4.40	Shr
	Avera	ig e			7.44	16.0	3.1	4.3	87	5.0	68.7	25.0	0.1	6.2	0.72	552.8		Shr
Dedica	ted/S	hared			0.93	0.90	0.98	0.90	1.04	0.86	0.99	1.0 1	0.98	1.11	1.07	1.02		

1.07 Relative ITR Capacity Ratio Of Dedicated Vs Shared

CPI - Cycles per Instruction

Prb State - % Problem State

Est Instr CmpIx CPI – Estimated Instruction Complexity CPI (infinite L1)

Est Finite CPI – Estimated CPI from Finite cache/memory

Est SCPL1M – Estimated Sourcing Cycles per Level 1 Miss

L1MP - Level 1 Miss %

L15P - % sourced from Level 2 cache

L2LP – % sourced from Level 2 Local cache (on same book)

L2RP - % sourced from Level 2 Remote cache (on different book)

MEMP - % sourced from Memory

Rel Nest Intensity - Reflects distribution and latency of sourcing from shared caches and memory

LPARCPU - APPL% (GCPs, zAAPs, zIIPs) captured and uncaptured

Eff GHz – Effective gigahertz for GCPs, cycles per nanosecond

SHARE Anaheim - Session 9042



IBM z196 zEnterprise

DB2 V10 testing - HIS data

Field defs on next page

	CPI	PRBSTATE	L1MP	L2P	L3P	L4LP	L4RP	LPARBUS	MEMP	MIPSEXE(ESTICCPI	ESTFINCE	ESTSCP1	RNI	EFFGHZ	TLB1MISS	TLB1CYCL	PTEPCTM	SYSTEM
05JAN2011:06:59	5.3	25.7	8.5	85.1	8.3	4.3	1.5	1633.5	3.9	15971.4	2.7	2.6	31.3	0.7	5.2	8.5	41.4	15.9	AE91
05JAN2011:07:59	5.4	25.6	8.4	85.0	8.4	4.3	1.5	1654.7	3.9	16092.4	2.7	2.6	31.3	0.6	5.2	8.5	41.8	16.0	AE91
05JAN2011:06:59	5.1	25.6	8.4	85.2	8.2	5.0	0.8	1614.3	4.5	16506.5	2.6	2.5	29.7	0.7	5.2	8.6	42.0	16.9	AE92
05JAN2011:07:59	5.1	25.3	8.4	85.0	8.3	5.0	0.8	1636.0	4.5	16637.0	2.6	2.5	29.9	0.7	5.2	8.7	42.4	17.2	AE92
06JAN2011:06:59	5.3	25.6	8.4	84.9	8.4	4.3	1.5	1637.1	3.9	16006.6	2.7	2.6	31.1	0.6	5.2	8.5	42.9	18.0	AE91
06JAN2011:07:59	5.3		8.3			4.3	1.5		3.9		2.7			0.6				18.1	AE91
06JAN2011:06:59	5.1	25.3	8.4	85.0	8.3	5.0	0.8	1622.1	4.5	16543.5	2.6	2.5	29.8	0.7	5.2	9.1	44.1	18.8	AE92
06JAN2011:07:59		25.1	8.3		8.3	5.0			4.5		2.6		1		5.2		44.2		AE92

- AE91 had 7.5GB (20%) large page allocated
- AE92 had NO Large Page allocated
- BP's were Pagefix=yes on Jan05 and Pagefix=no on Jan 6

SHARE Anaheim - Session 9042



HIS Field Definitions

CPI	NUM	8	6.1	CYCLES*PER*INSTRUCTION
EFFGHZ	NUM	8	6.1	EFFECTIVE*GIGAHERTZ*CYCLES*PER NANO
ESTFINCP	NUM	8	6.1	ESTIMATED*CPI FROM*FINITE*CACHE/MEM
ESTICCPI	NUM	8	6.1	ESTIMATED*INSTRUCTION*COMPLEXITY*CPI
ESTSCP1M	NUM	8	6.1	ESTIMATED*SOURCING*CYCLES*PER L1 MISS
LPARBUSY	NUM	8	6.1	LPARCPU*PERCENT*CAPTURED AND*UNCAPTURED
L1MP	NUM	8	6.1	LEVEL*1*MISS*PERCENT
L15P	NUM	8	6.1	PERCENT*SOURCED*FROM*L1.5*CACHE
L2LP	NUM	8	6.1	PERCENT*SOURCED*FROM*L2*SAME BOOK
L2P	NUM	8	6.1	PERCENT*SOURCED*FROM*L2*CACHE
L2RP	NUM	8	6.1	PERCENT*SOURCED*FROM*L2*DIFFEERNT*BOOK
L3P	NUM	8	6.1	PERCENT*SOURCED*FROM*L3*SAME CHIP CACHE
L4LP	NUM	8	6.1	PERCENT*SOURCED*FROM*L4*SAME BOOK
L4RP	NUM	8	6.1	PERCENT*SOURCED*FROM*L4*DIFFERENT*BOOK
MEMP	NUM	8	6.1	PERCENT*SOURCED*FROM*MEMORY
MIPSEXEC	NUM	8		EXECUTED*MIPS
PRBSTATE	NUM	8	6.1	PERCENT*PROBLEM*STATE
PTEPCTMI	NUM	8	6.1	PAGETABLE*ENTRY*PCT OF TLB*MISSES
RNI	NUM	8	6.1	RELATIVE*NEST*INTENSITY
TLB1CYCL	NUM	8	6.1	CYCLES*PER*TLB*MISS
TLB1MISS	NUM	8	6.1	TLB*CPU MISS*PERCENT OF*TOTAL CPU



DB2 V10 testing - HIS Observations

Comparing AE91 to AE92

- TLB1MISS improved 1.8% with Large Page
- TLB1CYCL Improved 1.9% with Large Page
- PTEPCTMI showed a 6.9% improvement with Large Page

- CPI increased 4.7% with Large Page
- PRBSTATE showed an improvement of 3.5% with Large Page
- ESTICCPI increased 3.7%
- MIPSEXEC showed an improvement of 3.4% with Large Page



DB2 V10 testing - HIS Conclusions

Large Page processing by DB2 showed an increase in the CPI (Cycles Per Instruction) which must be weighed by the fact that the PRBSTATE mix of instructions increased. The instruction complexity increased 3.7% and indicated by the ESTICCPI.

This indicates that the productive processing or application machine path (busines logic vs service support) consumed a greater portion of our processor capacity.

Overall we seen to have gained about 2% in productivity which becomes meaningful in an installation with 124 CPs and 21 zAAP engines.


Another factor to consider is the fact that the AE91 LPAR sourced a L4 cache from the local book 16% less than AE92 (L4LP) and increase the access to L4RP (remote book) by 46%.

Based on these findings Large Page will be implemented at Aetna for DB2 V10.


zIIP consumption in DB2 V10 was a pleasant finding as they were not observed in DB2 V9. The DBM1 address space shows zIIP consumption attributed to an Enclave that appears to be classified under the MSTR address space.

Samples: 17	99 Syste	m: AE92	Date: 0	1/05/11	Time:	08.03.00	Range:	1800	Sec
	Service	lime	on CP	%	E	Appl %			
Jobname CX	Class	Total	AAP	IIP	CP	AAP	IIP		
T8D1EASM BO	ONLIS01	230.7	0.0	0.0	230.7		0.0		
T8D1EASP BO	ONLIS01	229.8	0.0	0.0	229.8		0.0		
T8D1EASO BO	ONLIS01	228.7	0.0	0.0	228.7		0.0		
T8D1EASN BO	ONLIS01	228.4	0.0	0.0	228.4		0.0		
T8D1EASQ BO	ONLIS01	227.7	0.0	0.0	227.7		0.0		
T8D1EASR BO	ONLIS01	227.6	0.0	0.0	227.6		0.0		
OBPBOBM1 S	SYSSTC	18.2	0.0	0.0	18.3	2	5.9		
DBUBP921 B	BATISO03	8.9	0.0	0.0	8.9		0.0		
DBUBP925 B	BATISO03	8.9	0.0	0.0	8.9		0.0		


Windsor Computer Center



Windsor Computer Center




Windsor Computer Center




Windsor Computer Center

CPU Configuration Post PSIFB




PSIFB Connectivity






ESP Testing Configuration



40





ESP - **Z5W** TO **Z15W** INFINIBAND CONNECTS



Z15W ESP INFINIBAND CONNECTS

CPU = **Z-NEXT** (CHP/MODE/LPAR)

AID = 0B 20 Meter	AID = 1B 20 Meter	AID = 0C 10 Meter	AID = 1B 10 Meter	AID = 14 20 Meter	AID = 1C 20 Meter	AID = 15 10 Meter	AID = 1C 10 Meter
PORT 2	PORT 1	PORT 2	PORT 2	PORT 2	PORT 1	PORT 2	PORT 2
50 S 91	60 D CFC	54 S 91	64 D CFC	58 S 92	68 D CFC	5C S 92	6C D CFC
51 S 91/92	61 D CFC	55 S 91/92	65 D CFC	59 S 91/92	69 S CFC	5D S 91/92	6D D CFC
52 S 91	62 D CFD	56 S 91	66 D CFD	5A S 92	6A D CFD	5E S 91/92	6E S CFD
53 S 91/92	63 D CFD	57 S 91/92	67 D CFD	5B S 91/92	6B D CFD	5F D CFC	6F D CFD
2	1	2	2	2	1	2	2

NOTE: CF LPAR's 'CFC' & 'CFD' ARE IN LCSS 1 (91/92 ARE IN LCSS 0)



My First Command

```
16:59:57.66
                       -D XCF,C
16:59:57.67
                        IXC357I 16.59.57 DISPLAY XCF 333
                        SYSTEM AE92 DATA
                                      OPNOTIFY
                                                   MAXMSG
                           INTERVAL
                                                             CLEANUP
                                                                           RETRY
                                                                                   CLASSLEN
                                165
                                           168
                                                     4096
                                                                              10
                                                                                        956
                           SSUM ACTION SSUM INTERVAL
                                                       SSUM LIMIT
                                                                      WEIGHT MEMSTALLTIME
                                PROMPT
                                                   168
                                                               N/A
                                                                                         NO
                           DEFAULT USER INTERVAL:
                                                      165
                                                      165
                           DERIVED SPIN INTERVAL:
                           DEFAULT USER OPNOTIFY: +
                           MAX SUPPORTED CFLEVEL: 16
                           MAX SUPPORTED SYSTEM-MANAGED PROCESS LEVEL: 16
                           SIMPLEX SYNC/ASYNC THRESHOLD:
                                                                        26
                           DUPLEX SYNC/ASYNC THRESHOLD:
                                                                        26
                           SIMPLEX LOCK SYNC/ASYNC THRESHOLD:
                                                                        26
                           DUPLEX LOCK SYNC/ASYNC THRESHOLD:
                                                                        28
```



PSIFB CF and RMFIII

Samples: 1800	System	ns:	2 0)ate: 09/	/ 01 / 09	Time: 0	9.00.00	Range	: 1800	Sec
Coupling	Facility	J		F	Process	or	Req	uest -	Stora	ge
Name Type	Model L	.v1	Dyn	Util% D∈	ef Shr	Wgt Effe	ct Rat	e 9	Size	Avail
CFIA 2097	E40	16	OFF	23.0	1 0	1.	0 1	8757	20G	17G
CFIB 2097	E40	16	OFF	13.3	1 0	1.	0 3	2894	20G	18G
CF: CFIA	Type	ST	System	n CF	Sy	inc]	Asy	ınc	
				Uti1	Rate	Avg	Rate	Avg	Chng	Del
Structure Name				%		Serv		Serv	%	%
DSNDBMG_GBP20	CACHE	Α	*ALL	99.5	15467	22	3149	132	0.0	0.0
	CACHE		AE91		7544	22	1459	133	0.0	0.0
	CACHE		AE92		7923	22	1689	130	0.0	0.0
CF: CFIB	Type	ST	System	n CF	sy	ınc		Asy	ınc	
				Uti1	Rate	Avg	Rate	Avg	Chng	Del
Structure Name				%		Serv		Serv	%	%
DSNDBMG_LOCK1	LOCK	Α	*ALL	92.7	31584	13	135.9	53	0.0	0.0
	LOCK		AE91		14303	13	75.9	53	0.0	0.0
	LOCK		AE92		17281	13	60.0	54	0.0	0.0



PSIFB CF and RMFIII

Samples: 1800	Systems:	2	Date: 09/	/01/09	Time: 1	2.00.00	Range	e: 1800	9 Sec
Coupling	Facility -		1	Processo	or	Requ	uest ·	- Stor	age
Name Type	Model Lvl	Dyn	Util% D	ef Shr W	lgt Effe	ct Rate	e !	Size	Avail
CFIA 2097	E40 16	OFF	36.1	1 0	1.0	0 51	078	20G	17G
CFIB 2097	E40 16	OFF	0.9	1 0	1.0	0 92	26.0	20G	18G
CF: CFIA	Type ST	Syste	m CF	Syr	nc		Asy	ync	
			Uti1	Rate	Avg	Rate	Avg	Chng	Del
Structure Name			%		Serv		Serv	%	%
DSNDBMG_GBP20	CACHE A	*ALL	64.2	15306	22	3287	129	0.0	0.0
	CACHE	AE91		7613	23	1702	127	0.0	0.0
	CACHE	AE92		7694	22	1585	131	0.0	0.0
DSNDBMG_LOCK1	LOCK A	*ALL	35.1	31689	16	457.4	55	0.0	0.0
	LOCK	AE91		15739	16	246.7	55	0.0	0.0
	LOCK	AE92		15951	16	210.7	55	0.0	0.0



Z10

IBM z196 zEnterprise

PSIFB CF and RMFIII

Samples: 1800	Systems:	2 0	Date: 09/	09/09	Time: 0	7.30.00	Range	: 1800	Sec
Coupling	Facility -		F	rocess	or	Requ	iest -	Stora	ge
Name Type	Model Lvl	Dyn	Util% De	f Shr	Wgt Effe	ct Rate	9 5	ize	Avail
CFIA 2097	E40 16	OFF	21.6	1 0	1.	0 32	639	20G	17G
CFIB 2097	E40 16	OFF	0.6	1 0	1.	0 1	033	20G	18G
Samples: 1800	Systems:	2 0	Date: 09/	′09/09	Time: 0	7.30.00	Range	: 1800	Sec
CF: CFIA	Type ST	System	n CF	Sy	nc		Asy	ınc	
			Uti1	Rate	Avg	Rate	Avg	Chng	Del
Structure Name			%		Serv		Serv	%	%
DSNDBMG_GBP20	CACHE A	*ALL	62.9	9862	21	1746	171	0.0	0.0
	CACHE	AE91		4818	21	890.1	166	0.0	0.0
	CACHE	AE92		5044	20	856.2	177	0.0	0.0
DSNDBMG_LOCK1	LOCK A	*ALL	36.0	20542	15	218.8	68	0.0	0.0
	LOCK	AE91		9635	15	114.7	67	0.0	0.0
	LOCK	AE92		10907	14	104.2	68	0.0	0.0

Z10

IBM z196 zEnterprise

PSIFB CF and RMFIII

Samples:	1800	Syste	ms:	2	Date:	09/09	9/09	Tim	e: 09	.00.00	Range	e: 1800	Sec
Cou	upling	Facilit	y			- Pro	ocess	sor -		- Requ	est -	- Stora	ge
Name	Type	Mode1	LVI	Dyn	Util%	Def	Shr	Wgt	Effec	t Rate	9	Size i	Avail
CFIA	2097	E40	16	OFF	17.9	1	0		1.0	15	019	206	17G
CFIB	2097	E40	16	OFF	12.0	1	0		1.0	32	018	206	18G
Samples:	1800	Syste	ms:	2	Date:	09/09	9/09	Tim	e: 09	.00.00	Range	e: 1800	Sec
CF: CFIA		Type	ST	Syste	m CF		Sy	jnc -			Asį	ync	
					Ut	i 1	Rate	e A	vg	Rate	Avg	Chng	Del
Structure	e Name				%			S	erv		Serv	%	%
DSNDBMG_G	BP20	CACHE	Α	*ALL	97	.7	12374	ł	20	2271	210	0.0	0.0
		CACHE		AE91			6166	3	20	1163	208	0.0	0.0
		CACHE		AE92			6209)	20	1108	213	0.0	0.0
CF: CFIB		Type	ST	Syste	m CF		Sy	jnc -			Asį	ync	
					Ut	i 1	Rate	e A	vg	Rate	Avg	Chng	Del
Structure	Name				%			S	erv		Serv	%	%
DSNDBMG_L	LOCK1	LOCK	Α	*ALL	92	.1 3	30145	5	12	72.7	84	0.0	0.0
		LOCK		AE91			14741		13	39.7	84	0.0	0.0
		LOCK		AE92			15404		12	33.0	85	0.0	0.0



Z10

ICB4 CF and RMFIII

Samples:						/12/1						
											– Stora	_
	туре		$\square \lor 1$	Dyn	Util% 🗆			it Effe				Avail
CFM1	2097			OFF			Θ			126K		2 2 G
CFM2	2097	E 1 2	1.6	OFF	16.8	5	Θ	4.	6	71700	306	2 1 G
Samples:												sec
CF: CFM1		туре	ST	Systi				:		As		
					Uţi1	Ra	te	AVg	Rate		Chng	Del
structure					*			serv		serv		%
DSNDB3G_L	. O C K 1		А					1 ⊖		86	⊕.⊖	0.3
		LOCK		LP80		46		1 ⊝		87		⊕.⊖
		LOCK		LP81		92		9		6.1	0.4	8.1
		LOCK		LP83		49		1.1		49	0.6	⊚.6
		LOCK		LP85		2.2		1 ⊖		155	⊚.⊝	8.5
		LOCK		LP86		46		1.1	69.9		⊚.⊝	0.0
		LOCK		LP87		96		1 ⊚		122	0.4	28.1
		LOCK		LP88		3 1		1 ⊚	⊕ . 4		0.8	15.0
		LOCK		LP89		114		1 ⊚	0.6		⊚.6	15.5
DSNDB3G_G	BP10	CACHE		*ALL	6.9			12	514.6	80	0.2	0.2
		CACHE		LP80		379		1.5	18.6	175		⊕.⊖
		CACHE		LP81		23		1 1	142.6		⊚.⊝	⊕.⊖
		CACHE		LP83		32		12		65	⊕.4	⊕.4
		CACHE		LP85		245		12		95	⊚.⊝	⊕.⊖
		CACHE		LP86		357		16		139	⊚.⊝	⊕.⊖
		CACHE		LP87		1 1		12		88	⊚.⊚	⊕.⊝
		CACHE		LP88		826		13		76	0.2	0.2
		CACHE		LP89		13		13		85	⊕.1	0.1
DSNDB3G_G	BPZ0	CACHE		*ALL	12.3			12		84	0.2	0.2
		CACHE		LP80		317		15		120	⊗.⊗	⊕.⊝
		CACHE		LP81		1 4		1.1		84	⊕.⊝	⊕.⊖
		CACHE		LP83		3 1		12		7 0	⊙. 7	0.7
		CACHE		LP85 LP86		161 340		13 14	17.7	90 126	⊝.⊝ ⊝.⊝	⊕.⊝
		CACHE CACHE		LP86		12		13	271.8		⊕.⊖	⊝.⊝ ⊝.⊝
		CACHE		LP87		418		12	51.4		⊕.⊖	⊕.⊎
		CACHE		LP88		12		13	128.9		⊕.⊖	⊕.⊎
		CHCHE		LFOJ		1 2	4 2	13	120.	. 63	0.0	0.0

SHARE Anaheim - Session 9042

PSIFB CF and RMFIII

		ΙB	M z	z196	zE	Ξní	ter	pri	se	Р	SIFB C
Sampl	es: 240		ems: 2					e: 09.2		nge: 24	• Sec
a= ==					07.4	0.440	04 0-				
CF Po	licy: POLI	CY6	Activ	ated at:	: 07/1	3/10	21.07	7.08			
	Coupling	Facilit	:y		Pr	ocess	or		Request	– Sto	rage
Name	Type	Model	Lv1 D	yn Util	l% Def	Shr	Wgt E	Effect	Rate	Size	Avail
CFC4	2817	M49		FF 0.0				3.0		9799M	
CFC5	2817	M49		FF 0.0				3.0		9799M	
CFIA	2097	E40		FF 38.8				3.0	215K		
CFIB	2097	E40		FF 1.1				2.0	1694		
CFI1	2097 2097	E40 E40		∕A 0.0 ∕A 0.0		N/A N/A		0.0 0.0		6	
SEB3	2097	E12		ин 0.0 Ин 0.0		NZA NZA		0.0		6	
SEB4	2097	E12		/A 0.0		N/A		0.0		6	
3201	2007	212		ZII 0.0		. 10211	10/11	0.0			
Sample	s: 300	System	s: 2	Date:	08/03/	/10 1	Time:	10.00	.00 Rang	e: 300	Sec
	Coupling F	acility			- Prod	cessor			Request	– Stora	ige
Name	Type	Model L	vi Dy	n Util%	Def 9	Shr Wg	gt Ef	fect	Rate	Size	Avail
CFC4	2817	M49	17 OF	F 24.8	3	0		3.0	225K	9799M	8365M
CFC5	2817	M49	17 OF	F 0.0	3	0		3.0		9799M	9591M
CFIA	2097	E40	16 OF	F 0.4	3	0	:	3.0	830.1	8098M	5732M
CFIB	2097	E40	16 OF	F 1.2	2	0		2.0	2052	8098M	6192M
CFI1	2097	E40	0 N/	A 0.0	0 1	N/A N/	/A I	0.0		0	0
CFI2	2097	E40	0 NZ	A 0.0	0 1	N/A N/		0.0		0	0
SEB3	2097	E12	0 N/			N/A N/		0.0		0	0
SEB4	2097	E12	0 N/			N/A N		0.0		0	0
3607	2057	L 1 Z	0 10	0.0		1 11 11 11 11 11 11 11 11 11 11 11 11 1		0.0			



z10 CF LPAR Compared to z196 CF LPAR

		_							00 01 1			
Sample	es: 900	Syste	ems:	2	Date:	09/23	3/10	Tim	ne: 09.3	30.00 Rai	nge: 900	Sec
	Coupling	Facilit	ty			- Pro	ocess	sor -		Request	- Stor	age
Name	Type	Model	$L \vee 1$	Dyn	Util%	Def	Shr	Wgt	Effect	Rate	Size	Avail
CFC4	2817	M49	17	OFF	0.0	3	0		3.0		9799M	9591M
CFC5	2817	M49	17	OFF	0.0	2	0		2.0		9799M	9591M
CFIA	2097	E40	16	OFF	26.4	3	0		3.0	80275	8098M	4420M
CFIB	2097	E40	16	OFF	0.8	2	0		2.0	1438	8098M	6161M
Sample	s: 900	Syste	ems:	2	Date:	09/23	3/10	Τim	ne: 06.3	30.00 Rai	nge: 900	Sec
	Coupling	Facilit	y			- Pro	cess	sor -		Request	- Stor	age
Name	Type	Mode1	Lv1	Dyn	Util%	Def	Shr	Wgt	Effect	Rate	Size	Avai1
CFC4	2817	M49	17	OFF	16.4	3	0		3.0	85189	9799M	6005M
CFC5	2817	M49	17	OFF	0.2	2	0		2.0	734.5	9799M	7764M
CFIA	2097	E40	16	OFF	0.0	3	0		3.0		8098M	7994M
CFIB	2097	E40	16	OFF	0.0	2	0		2.0		8098M	7994M

Z10 CF Structure Compared to z196 CF LPAR (1 of 2)

Samples: 900	Syster	ms:	2 Dat	e: 09/	23/10 T	ime: 0	9.30.00	Range	: 900	Sec
CF: CFIA	Type	ST	System	CF	Sync			Asy	nc	
				Util	Rate	Avg	Rate	Avg	Chng	Del
Structure Name				%		Serv		Serv	%	%
DSNDBMG_GBP20	CACHE	Α	*ALL	31.0	11364	19	2592	190	0.0	0.0
	CACHE		AE91		5625	19	1048	199	0.0	0.0
	CACHE		AE92		5739	19	1545	184	0.0	0.0
DSNDBMG_GBP21	CACHE	Α	*ALL	21.2	7206	18	2130	167	0.0	0.0
	CACHE		AE91		3460	19	1546	150	0.0	0.0
	CACHE		AE92		3746	17	583.7	209	0.0	0.0
DSNDBMG_GBP22	CACHE	Α	*ALL	12.4	4661	17	1479	145	0.0	0.0
	CACHE		AE91		2299	17	1025	134	0.0	0.0
	CACHE		AE92		2362	17	454.5	168	0.0	0.0
DSNDBMG_LOCK1	LOCK	Α	*ALL	32.7	47623	13	1708	66	0.0	0.0
	LOCK		AE91		23946	13	889.1	66	0.0	0.0
	LOCK		AE92		23678	13	819.1	66	0.0	0.0



z10 CF Structure Compared to **Z196** CF LPAR (2 of 2)

Samples: 900	Syster	ms:	2 Date	e: 09/	23/10 Ti	ime: 00	3.30.00	Range	900	Sec
CF: CFC4	Type	ST	System	CF	Sync			Asy	nc	
				Util	Rate	Avg	Rate	Avg	Chng	Del
Structure Name				%		Serv		Serv	%	%
DSNDBMG_GBP20	CACHE	Α	*ALL	27.8	13896	15	2244	164	0.0	0.0
	CACHE		AE91		6962	15	1185	159	0.0	0.0
	CACHE		AE92		6934	16	1059	170	0.0	0.0
DSNDBMG_GBP21	CACHE	Α	*ALL	20.4	6847	16	2112	136	0.0	0.0
	CACHE		AE91		3506	17	1518	126	0.0	0.0
	CACHE		AE92		3341	15	594.1	162	0.0	0.0
DSNDBMG_GBP22	CACHE	Α	*ALL	12.6	6094	15	1145	151	0.0	0.0
	CACHE		AE91		3073	15	798.5	136	0.0	0.0
	CACHE		AE92		3021	15	346.4	186	0.0	0.0
DSNDBMG_LOCK1	LOCK	Α	*ALL	36.2	50943	11	18.3	62	0.0	0.0
	LOCK		AE91		25240	11	8.1	62	0.0	0.0
	LOCK		AE92		25703	12	10.3	62	0.0	0.0



z196
CF High
Utilization

Samples:		_			Date: 09) Ran	ge: 600	Sec
Co	oupling	Facilit	y			Pro	cess	or -		Rec	quest	- Store	age
Name	Type	Model L	_∨1	Dyn	Util% [Def	Shr	Wgt	Effe	ct Rat	:e	Size	Avail
CFC4	2817	M49	17	OFF	38.9	3	0		3.0	9	361K	9799M	8324M
CFC5	2817	M49	17	OFF	0.0	2	0		2.0	9	10.4	9799M	9569M
CFIA	2097	E40	16	OFF	2.1	3	0		3.0	9	4840	8098M	3956M
CFIB	2097	E40	16	OFF	0.0	2	0		2.0	0		8098M	7994M
CF: CFC4		Type	ST	System	m CF		Sy	ınc -			As	sync	
					Util	1	Rate	f	Avg	Rate	Avg	Chng	Del
Structur	e Name				%			9	3erv		Sen	v %	%
DSNDBMG_	GBP20	CACHE	Α	*ALL	21.3	3 2	26540		16	3970	120	6 0.1	0.1
		CACHE		AE91		1	3353		15	2203	12	1 0.2	0.2
		CACHE		AE92		1	3188		17	1766	133	2 0.1	0.1
DSNDBMG_	GBP21	CACHE	Α	*ALL	6.5	5	5077		19	1328	118	8 0.1	0.1
		CACHE		AE91			2716		21	893.3	110	0 0.1	0.1
		CACHE		AE92			2361		16	434.5	130	6 0.1	0.1
DSNDBMG_	GBP22	CACHE	Α	*ALL	3.5	5	3277		18	764.1	103	7 0.1	0.1
		CACHE		AE91			1792		19	495.2	10	1 0.1	0.1
		CACHE		AE92			1484		16	268.9	118	8 0.1	0.1
DSNDBMG_	LOCK1	LOCK	Α	*ALL	68.7	7	317K		1.1	554.8	5	1 1.0	5.9
		LOCK		AE91			149K		1.1	257.5	5	3 1.3	7.4
		LOCK		AE92			167K		12	297.3	4	9 0.7	4.6

z196 Duplex

This is an example only. Inadequate CF to CF link capacity.


AP - Active Primary

AS - Active Secondary

		200	Cuete		_	Datas	VO 70	1 /10	Time	10 45 4	00 Bana	200	Coo
	amples:										00 Rang		
									or		equest		
	ame	Type	Model						Wgt Eff			Size	Avail
CF	FC4	2817	M49	17	OFF	20.9	3		3	.0		9799M	8317M
CF	C5	2817	M49	17	OFF	23.7	2	0	2	.0	32315	9799M	8329M
CF	IA	2097	E40	16	OFF	0.7	3	0	3	.0	1603	8098M	3897M
CF	IB	2097	E40	16	OFF	0.0	2	0	2	.0		8098M	7994M
CF	: ALL		Type	ST	Syste	m CF	_	Sy	ınc		As	ync	
						Uti	1	Rate	e Avg	Rate	e Avg	Chng	Del
St	nuctur	e Name				%			Serv		Serv	%	%
DS	NDBMG_	GBP20	CACHE	AP	*ALL	11.	6	6201	16	122	2 189	0.0	0.0
			CACHE		AE91			2947	' 15	604.	9 187	0.0	0.0
			CACHE		AE92			3254	17	617.	9 190	0.0	0.0
			CACHE	AS	*ALL	5.	5	0.1	14	101	8 148	0.0	0.0
			CACHE		AE91			0.1	14	499.	8 145	0.0	0.0
			CACHE		AE92			0.0) 0	518.	8 151	0.0	0.0
DS	NDBMG_	LOCK1	LOCK	AP	*ALL	76.	7	233.6	122	3029	3 248	0.0	0.0
			LOCK		AE91			101.6	135	1461	9 244	0.0	0.0
			LOCK		AE92			132.1	112	1568:	3 252	0.0	0.0
			LOCK	AS	*ALL	88.	6	169.2	163	3028	5 245	0.0	0.0
			LOCK		AE91			81.5	164	1460	5 241	0.0	0.0
			LOCK		AE92			87.6	162	1567	9 249	0.0	0.0



z196 Duplex - constraint relieved



DB2 software managed Duplex has a relatively low cost

DB2's LOCK structure uses System Managed Duplex, which is expensive.

External CF's reduce the need for Duplexing

Its all about Sync access



Questions?